Description
An integrated methodology combining redundant clock tree synthesis and pulse clocked latches mitigates both single event upsets (SEU) and single event transients (SET) with reduced power consumption. This methodology helps to change the hardness of the design on the fly. This approach, with minimal additional overhead circuitry, has the ability to work in three different modes of operation depending on the speed, hardness and power consumption required by design. This was designed on 90nm low-standby power (LSP) process and utilized commercial CAD tools for testing. Spatial separation of critical nodes in the physical design of this approach mitigates multi-node charge collection (MNCC) upsets. An advanced encryption system implemented with the proposed design, compared to a previous design with non-redundant clock trees and local delay generation. The proposed approach reduces energy per operation up to 18% over an improved version of the prior approach, with negligible area impact. It can save up to 2/3rd of the power consumption and reach maximum possible frequency, when used in non-redundant mode of operation.
Details
Title
- Redundant skewed clocking of pulse-clocked latches for low power soft-error mitigation
Contributors
- Gujja, Aditya (Author)
- Clark, Lawrence T (Thesis advisor)
- Holbert, Keith E. (Committee member)
- Allee, David (Committee member)
- Arizona State University (Publisher)
Date Created
The date the item was original created (prior to any relationship with the ASU Digital Repositories.)
2015
Subjects
Resource Type
Collections this item is in
Note
- thesisPartial requirement for: M.S., Arizona State University, 2015
- bibliographyIncludes bibliographical references (pages 62-64)
- Field of study: Electrical engineering
Citation and reuse
Statement of Responsibility
by Aditya Gujja